

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Previously Presented) A method of removing a high k dielectric layer from a substrate comprising the steps of:
  - (a) providing a substrate with a high k dielectric layer formed thereon;
  - (b) depositing a gate layer and forming a gate electrode on said high k dielectric layer that exposes portions of said high k dielectric layer; and
  - (c) etching through said exposed portions of said high k dielectric layer with a plasma etch comprised of an inert gas,  $\text{BCl}_3$ , and one or more fluorocarbon gases  $\text{C}_x\text{H}_y\text{F}_z$ , wherein x and z are integers and y is an integer or is 0, or  $\text{CH}_4$ .
2. (Original) The method of claim 1 wherein said plasma etch is further comprised of a low bias power of about 10 to 50 Watts.
3. (Original) The method of claim 1 wherein said high gate dielectric layer is formed by a chemical vapor deposition (CVD), metal organic CVD (MOCVD), or an atomic layer deposition (ALD) process and has a thickness between about 15 and 100 Angstroms.
4. (Original) The method of claim 1 wherein said high k dielectric layer is comprised of one or more of  $\text{HfO}_2$ ,  $\text{ZrO}_2$ ,  $\text{Ta}_2\text{O}_5$ ,  $\text{TiO}_2$ ,  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$  or  $\text{La}_2\text{O}_5$ .
5. (Original) The method of claim 1 wherein the high k dielectric layer is a silicate, aluminate, nitride, or oxynitride of Hf, Zr, Ta, Ti, Y, or La.
6. (Original) The method of claim 1 wherein the high k dielectric layer is subjected to a post-deposition surface treatment or an anneal step prior to forming a gate layer on said high k dielectric layer.

7. (Original) The method of claim 6 wherein said anneal step is comprised of heating the substrate in an O<sub>2</sub> of H<sub>2</sub> ambient at about 800°C for a period of about 20 minutes.

8. (Original) The method of claim 1 wherein said gate layer is comprised of polysilicon, amorphous silicon, Si-Ge, W, Ta, Al, Ti, Ni, Ru, Pa, Pt, Mo, TiN, TaN, or TaSiN.

9. (Original) The method of claim 1 wherein said gate layer has a thickness between about 500 and 1500 Angstroms.

10. (Previously Presented) The method of claim 1 wherein said plasma etch is performed with BCl<sub>3</sub>, an inert gas comprised of Ar, He, Ne, or Xe, and one or more fluorocarbon gases including CF<sub>4</sub>, CHF<sub>3</sub>, CH<sub>2</sub>F<sub>2</sub>, CH<sub>3</sub>F, C<sub>2</sub>HF<sub>5</sub>, C<sub>2</sub>H<sub>2</sub>F<sub>4</sub> and C<sub>2</sub>F<sub>6</sub>.

11. (Original) The method of claim 1 wherein said plasma etch is performed with a BCl<sub>3</sub> flow rate of about 100 to 400 standard cubic centimeters per minute (sccm), a fluorocarbon gas flow rate from about 5 to 20 sccm, and an inert gas flow rate between about 100 and 500 sccm.

12. (Original) The method of claim 1 wherein said plasma etch is performed with a chamber pressure from about 5 to 20 mTorr and a substrate temperature between about 50°C and 70°C.

13. (Previously Presented) The method of claim 1 wherein said plasma etch is performed with an RF power between about 200 and 800 Watts.

14. (Original) The method of claim 1 wherein said plasma etch is continued until an end point is reached as indicated by a drop in an OES signal for a metal in the high k dielectric layer or is carried out for a period of about 60 to 90 seconds.

15. (Original) The method of claim 1 further comprised of forming an interfacial layer that is SiO<sub>2</sub>, silicon nitride, or silicon oxynitride on said substrate prior to forming said high k dielectric layer.

16. (Original) The method of claim 15 wherein said interfacial layer is removed during the same plasma etch step that removes the high k dielectric layer.

17. (Original) The method of claim 1 wherein said high k dielectric layer is etched at a rate that is more than about ten times the etch rate of said gate electrode under the same conditions.

18. (Original) The method of claim 1 further comprised of a wet clean step after the plasma etch through the high k dielectric layer is complete.

19. (Original) The method of claim 1 further comprised of forming a spacer on opposite sides of said gate electrode before etching through said high k dielectric layer.

20. (Previously Presented) A method of forming a MOSFET, comprising:

(a) providing a substrate having shallow trench isolation features which separate active regions;

(b) forming a high k dielectric layer on said substrate;

(c) depositing a gate layer on said high k dielectric layer and etching through said gate layer to form a gate electrode and expose portions of said high k dielectric layer, said gate electrode is aligned over an active region; and

(d) etching through exposed portions of said high k dielectric layer with a plasma etch comprised of an inert gas, BCl<sub>3</sub>, and one or more fluorocarbon gases C<sub>x</sub>H<sub>y</sub>F<sub>z</sub>, wherein x and z are integers and y is an integer or is 0, or CH<sub>4</sub>.

21. (Original) The method of claim 20 wherein step (d) is further comprised of a low bias power of about 10 to 50 Watts.

22. (Original) The method of claim 20 wherein said high k dielectric layer is formed by a CVD, MOCVD, or ALD process and has a thickness between about 15 and 100 Angstroms.

23. (Original) The method of claim 20 wherein said high k dielectric layer is comprised of one or more of HfO<sub>2</sub>, ZrO<sub>2</sub>, Ta<sub>2</sub>O<sub>5</sub>, TiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub> or La<sub>2</sub>O<sub>5</sub>.

24. (Original) The method of claim 20 wherein said high k dielectric layer is a silicate, aluminate, nitride, or oxynitride of Hf, Zr, Ta, Ti, Y, or La.

25. (Original) The method of claim 20 wherein the high k dielectric layer is subjected to a post-deposition surface treatment or an anneal step prior to forming a gate layer on said high k dielectric layer.

26. (Original) The method of claim 25 wherein said anneal step is comprised of heating the substrate in an O<sub>2</sub> or H<sub>2</sub> ambient at about 800°C for a period of about 20 minutes.

27. (Original) The method of claim 20 wherein said gate layer is comprised of polysilicon, amorphous silicon, Si-Ge, W, Ta, Al, Ti, Ni, Ru, Pa, Pt, Mo, TiN, TaN, or TaSiN.

28. (Original) The method of claim 20 wherein said gate layer has a thickness between about 500 and 1500 Angstroms.

29. (Previously Presented) The method of claim 20 wherein said etching through exposed portions of said high k dielectric layer is performed with BCl<sub>3</sub>, an inert gas comprised of Ar, He, Ne, or Xe, and one or more C<sub>x</sub>H<sub>y</sub>F<sub>z</sub> gases including CF<sub>4</sub>, CHF<sub>3</sub>, CH<sub>2</sub>F<sub>2</sub>, CH<sub>3</sub>F, C<sub>2</sub>HF<sub>5</sub>, C<sub>2</sub>H<sub>2</sub>F<sub>4</sub>, and C<sub>2</sub>F<sub>6</sub>.

30. (Original) The method of claim 20 wherein said etching through exposed portions of said high k dielectric layer is performed with a  $\text{BCl}_3$  flow rate of about 100 to 400 sccm, a fluorocarbon gas flow rate from about 5 to 20 sccm, and an inert gas flow rate between about 100 to 500 sccm.

31. (Original) The method of claim 20 wherein said etching through exposed portions of said high k dielectric layer is performed with a chamber pressure from about 5 to 20 mTorr and a substrate temperature between about 50°C and 70°C.

32. (Previously Presented) The method of claim 20 wherein said etching through exposed portions of said high k dielectric layer is performed with an RF power between about 200 and 800 Watts.

33. (Original) The method of claim 20 wherein said etching through exposed portions of said high k dielectric layer is continued until an end point is reached as indicated by a drop in an OES signal for a metal in the high k dielectric layer or is carried out for a period of about 60 to 90 seconds.

34. (Original) The method of claim 20 further comprised of forming an interfacial layer comprised of silicon nitride,  $\text{SiO}_2$ , or silicon oxynitride on said substrate prior to forming said high k dielectric layer.

35. (Original) The method of claim 34 wherein said interfacial layer is removed by the same plasma etch that etches through exposed portions of said high k dielectric layer.

36. (Original) The method of claim 20 wherein said etching through exposed portions of said high k dielectric layer is performed in the same etch chamber as etching through the gate layer.

37. (Original) The method of claim 20 wherein said etching through the exposed portions of said high k dielectric layer is performed at a rate that is more than about ten times the etch rate of said gate electrode under the same conditions.

38. (Original) The method of claim 20 further comprised of a wet clean step after etching through exposed portions of said high k dielectric layer is complete.

39. (Original) The method of claim 20 further comprised of forming a spacer on opposite sides of said gate electrode before etching through exposed portions of said high k dielectric layer.

40. (Original) The method of claim 20 further comprised of forming source/drain regions in said substrate and forming a silicide layer on the gate electrode and on source/drain regions in said substrate.